

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF:)	
)	
DAISABURO TAKASHIMA)	GROUP ART UNIT: 2818
)	
DIV. OF SERIAL NO.: 10/607,301)	EXAMINER: L. PHAM
)	
FILED: HEREWITH)	
)	
FOR: NONVOLATILE SEMICONDUCTOR)	
MEMORY DEVICE HAVING)	ATTY. DKT. NO. 01701.00204
FERROELECTRIC CAPACITORS)	

INFORMATION DISCLOSURE STATEMENT

Commission for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In accordance with Applicants' duty of disclosure, the enclosed information is submitted to the United States Patent and Trademark Office in connection with the above-identified application. The information is identified on the attached PTO Form-1449.

This application relies, under 35 U.S.C. §120, on the earlier filing date of prior U.S. Application Serial Nos. 10/607,301 filed June 27, 2003, 10/279, 910 filed on October 25, 2002 and 09/902,168 filed on July 11, 2001. The references identified on the attached Form PTO 1449 were submitted to and/or cited by the Patent and Trademark Office in these prior applications and, therefore, copies are not required to be provided in this application. See 37 C.F.R. Section 1.98(d).

Applicant does not waive any right to take appropriate action to establish patentability over the listed documents should they be applied as references against the claims of the present

TAKASHIMA - Div. of Serial No. 10/607,301

application.

It is respectfully requested that the Examiner fully consider each of the documents, initial the enclosed Form PTO-1449 in the appropriate place to indicate that the document has been considered, and return a copy of the initialed form to the undersigned in accordance with MPEP Section 609.

Respectfully submitted,

By: J. Lembeck B# 38800
Joseph M. Potenza
Registration No. 28,175

BANNER & WITCOFF, LTD
1001 G Street, N.W., 11th Floor
Washington, D.C. 20001
(202) 824-3000

Dated: March 17, 2004

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. 01701.00204	SERIAL NUMBER Div. of 10/607,301
	APPLICANT Takashima	
	FILING DATE Herewith	GROUP ART UNIT 2818

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS						
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	K. Noda et al., "A Boosted Dual Word-line Decoding Scheme for 256Mb DRAMs" Symposium on VLSI Circuits Digest of Technical Papers; pp. 112-113; 1992.
	M. Nakamura et al., "A 29ns 64Mb DRAM with Hierarchical Array Architecture" IEEE International Solid-State Circuits Conference, pp. 246-247, 1995.

EXAMINER	DATE CONSIDERED
----------	-----------------